

CLAIMS

1. A method for increasing communication efficiency in a multi-processor system, comprising:

snooping, at a processor having a transition cache and at least one level of cache associated therewith, a first command on a system bus, said system bus providing communication between processors in said multi-processor system, said first command requesting invalidation of a cache line;

generating a second command in response to said first command at one of said levels of cache which stores said cache line if a memory image coherency state for said cache line indicates that said cache line includes modified data, said second command instructing that said cache line be castback;

transferring said second command and said cache line from said one of said levels of cache to said transition cache in response to said first command;

invalidating said cache line in each level of cache associated with said processor that stores said cache line;

snooping a system response to said first command at said processor; and

processing said second command at said processor based on said system response to said first command.

2. The method of claim 1, wherein said processing step discards said second command and said cache line from said transition cache when said system response to said first command is not a retry.

3. The method of claim 2, wherein said processing step converts said second command to a third command in said transition cache if said system response to said first command is a retry, said third command requesting that said cache line be stored in a main memory of said multi-processor system.

1 4. The method of claim 1, wherein said processing step converts said second
2 command to a third command in said transition cache if said system response to said first
3 command is a retry, said third command requesting that said cache line be stored in a
4 main memory of said multi-processor system.

1 5. A method for increasing communication efficiency in a multi-processor system,
2 comprising:

3 generating, at a level one cache in a processor, a first command requiring a
4 reservation;

5 checking said reservation prior to placing said first command on a system bus,
6 said system bus providing communication between processors in said multi-processor
7 system; and

8 converting said first command into a second command, which does not require a
9 reservation, when said checking step indicates that said reservation for said first
10 command has been lost.

1 6. The method of claim 5, further comprising:

2 transferring said first command from said level one cache to a transition cache in
3 said processor after said generating step;

4 copying said first command from said transition cache to a system bus controller
5 in said processor; wherein

6 said checking and converting steps are performed by said system bus controller;
7 and further comprising,

8 snooping, by said transition cache, said second command on said system bus; and

9 converting said first command stored in said transition cache into said second
10 command based on said snooping of said second command.

1 7. The method of claim 5, wherein said first command is an exclusive command and
2 said second command is a non-exclusive command.

1 8. The method of claim 5, wherein said first command is a store conditional.

1 9. A method for increasing communication efficiency in a multi-processor system,
2 comprising:

3 storing a non-exclusive command associated with a real address in a transition
4 cache of a processor;

5 snooping, at said processor, a command on a system bus providing
6 communication between processors in said multi-processor system, said snooped
7 command being associated with said real address;

8 determining, at said transition cache, whether data has started to arrive at said
9 transition cache in response to said non-exclusive command; and

10 generating a snoop response at said transition cache to said snooped command
based on a result of said determining step.

11 10. The method of claim 9, wherein said generating step does not generate a retry
snoop response when said determining step determines that data has not started to arrive
at said transition cache in response to said non-exclusive command.

12 11. The method of claim 10, wherein said generating step generates a retry snoop
response when said determining step determines that data has started to arrive at said
transition cache in response to said non-exclusive command.

1 12. The method of claim 10, further comprising:
2 updating a memory coherency image state for said non-exclusive command at said
3 transition based on said snooped command when said determining step determines that
4 data has not started to arrive at said transition cache in response to said non-exclusive
5 command.

1 13. The method of claim 9, wherein said generating step generates a retry snoop
2 response when said determining step determines that data has started to arrive at said
3 transition cache in response to said non-exclusive command.

1 14. A method for increasing communication efficiency in a multi-processor system,
2 comprising:

3 receiving, at a processor, a first command on a system bus, said system bus
4 providing communication between processors in said multi-processor system, said first
5 command requesting a cache line;

6 transferring said requested cache line from a cache associated with said processor
7 to a transition cache in said processor as part of a response to said first command;

8 updating a memory coherency image state associated with said cache line in each
9 cache associated with said processor that stores said cache line;

10 snooping a system response to said first command on said system bus; and
11 processing said requested cache line at said processor based on said system
12 response.

13 15. The method of claim 14, wherein said processing step outputs said requested
14 cache line on said system bus when said system response to said first command is not a
15 retry.

1 16. The method of claim 15, wherein said processing step converts said response to
2 said first command into a second command for writing said requested cache line in a
3 main memory of said multi-processor system when said system response to said first
4 command is a retry and said memory coherency image state for said requested cache line
5 in said cache which transferred said requested cache line to said transition cache indicated
6 modified data in said requested cache line prior to said updating step.

1 17. The method of claim 16, wherein said processing step discards said response to
2 said first command when said system response to said first command is a retry and said
3 memory coherency image state for said requested cache line in said cache which
4 transferred said requested cache line to said transition cache does not indicate modified
5 data in said requested cache line prior to said updating step.

1 18. The method of claim 14, wherein said processing step converts said response to
2 said first command into a second command for writing said requested cache line in a
3 main memory of said multi-processor system when said system response to said first
4 command is a retry and said memory coherency image state for said requested cache line
5 in said cache which transferred said requested cache line to said transition cache indicated
6 modified data in said requested cache line prior to said updating step.

1 19. The method of claim 18, wherein said processing step discards said response to
2 said first command when said system response to said first command is a retry and said
3 memory coherency image state for said requested cache line in said cache which
4 transferred said requested cache line to said transition cache does not indicate modified
5 data in said requested cache line prior to said updating step.

1 20. A multi-processor system, comprising:
2 at least first and second processors;
3 a system bus providing communication between said first and second processors;
4 a bus arbiter generating system responses to commands on said system bus; and

5 wherein

6 said first processor has at least one level of cache associated therewith, a system
7 bus controller controlling communication between said first processor and said system
8 bus, and a transition cache serving as an interface between each level of cache and said
9 system bus controller;

10 one of said levels of cache associated with said first processor stores a cache line
11 having a memory coherency image state indicating that said cache line includes modified
12 data, and generates a castback command and transfers said castback command and a copy
13 of said cache line to said transition cache when said first processor snoops a first
14 command on said system bus that requests invalidation of said cache line; and

15 each level of cache associated with said first processor that stores said cache line
16 invalidates said cache line prior to said first processor snooping a system response to said
17 first command.

18 21. The system of claim 20, wherein said transition cache discards said castback
19 command and said cache line when said system response to said first command is not a
20 retry.

21 22. The system of claim 21, wherein said transition cache converts said castback
22 command to a second command if said system response to said first command is a retry,
23 said second command requesting that said cache line be stored in a main memory of said
24 multi-processor system.

1 23. The system of claim 20, wherein said transition cache converts said castback
2 command to a second command if said system response to said first command is a retry,
3 said second command requesting that said cache line be stored in a main memory of said
4 multi-processor system.

1 24. A multi-processor system, comprising:
2 at least first and second processors;
3 a system bus providing communication between said first and second processors;
4 a bus arbiter generating system responses to commands on said system bus; and
5 wherein

6 said first processor includes at least a level one cache, a system bus controller
7 controlling communication between said first processor and said system bus, and a
8 transition cache controlling and tracking communication between each level of cache and
9 said system bus controller; and

10 said system bus controller checks a reservation of a first command, which requires
11 a reservation, generated by said level one cache prior to placing said first command on
12 said system bus, and converts said first command into a second command, which does not
13 require a reservation, when said reservation for said first command has been lost.

1 25. The system of claim 24, wherein said transition cache receives said first command
2 from said level one cache and communicates said first command to said system bus
3 controller, snoops said second command on said system bus, and converts said first
4 command stored therein into said second command based on said snooping of said
5 second command.

1 26. The system of claim 24, wherein said first command is an exclusive command and
2 said second command is a non-exclusive command.

1 27. The system of claim 24, wherein said first command is a store conditional.

1 28. A multi-processor system, comprising:
2 at least first and second processors;
3 a system bus providing communication between said first and second processors;
4 a bus arbiter generating system responses to commands on said system bus; and

5 wherein

6 said first processor includes at least one level of cache associated therewith, a
7 system bus controller controlling communication between said first processor and said
8 system bus, and a transition cache controlling and tracking communication between each
9 level of cache and said system bus controller; and

10 said transition cache determines whether data has started to arrive at said
11 transition cache in response to a non-exclusive command, which is associated with a real
12 address, stored therein when said first processor snoops a command on said system bus
13 which is associated with said real address, and generates a snoop response to said
14 snooped command based on said determination.

1 29. The system of claim 28, wherein said transition cache does not generate a retry
2 snoop response when data has not started to arrive at said transition cache in response to
3 said non-exclusive command.

1 30. The system of claim 29, wherein said transition cache generates a retry snoop
2 response when data has started to arrive at said transition cache in response to said non-
3 exclusive command.

1 31. The system of claim 29, wherein said transition cache updates a memory
2 coherency image state for said non-exclusive command based on said snooped command
3 when data has not started to arrive at said transition cache in response to said non-
4 exclusive command.

1 32. The system of claim 28, wherein said transition cache generates a retry snoop
2 response when data has started to arrive at said transition cache in response to said non-
3 exclusive command.

1 33. A multi-processor system, comprising:
2 at least first and second processors;
3 a system bus providing communication between said first and second processors;
4 a bus arbiter generating system responses to commands on said system bus; and
5 wherein

6 said first processor has at least one cache associated therewith, a system bus
7 controller controlling communication between said first processor and said system bus,
8 and a transition cache controlling and tracking communication between each cache and
9 said system bus controller;

10 said first processor receives a first command on said system bus requesting a
11 cache line;

12 one of said caches associated with said first processor that stores said requested
13 cache line copies said requested cache line to said transition cache as part of a response to
14 said first command;

15 each cache associated with said first processor, that stores said requested cache
16 line, updates a memory coherency image state associated with said requested cache line
17 prior to snooping a system response to said first command; and

18 said first processor snoops said system response on said system bus to said first
19 command, and processes said requested cache line based on said system response.

1 34. The system of claim 33, wherein said first processor outputs said requested cache
2 line on said system bus when said system response to said first command is not a retry.

1 35. The system of claim 34, wherein said first processor converts said response to said
2 first command into a second command for writing said requested cache line in a main
3 memory of said multi-processor system when said system response to said first command
4 is a retry and said memory coherency image state for said requested cache line in said
5 cache which transferred said requested cache line to said transition cache indicated
6 modified data in said requested cache line prior to said updating step.

1 36. The system of claim 35, wherein said first processor discards said response to said
2 first command when said system response to said first command is a retry and said
3 memory coherency image state for said requested cache line in said cache which
4 transferred said requested cache line to said transition cache does not indicate modified
5 data in said requested cache line prior to said updating step.

1 37. The system of claim 33, wherein said first processor converts said response to said
2 first command into a second command for writing said requested cache line in a main
3 memory of said multi-processor system when said system response to said first command
4 is a retry and said memory coherency image state for said requested cache line in said
5 cache which transferred said requested cache line to said transition cache indicated
6 modified data in said requested cache line prior to said updating step.

1 38. The system of claim 37, wherein said first processor discards said response to said
2 first command when said system response to said first command is a retry and said
3 memory coherency image state for said requested cache line in said cache which
4 transferred said requested cache line to said transition cache does not indicate modified
data in said requested cache line prior to said updating step.